Comments on: Intel Xeon 6 SoC for the Edge Hello Granite Rapids-D https://www.servethehome.com/intel-xeon-6-soc-for-the-edge-hello-granite-rapids-d/ Server and Workstation Reviews Tue, 31 Dec 2024 16:41:48 +0000 hourly 1 https://wordpress.org/?v=6.7.1 By: JayN https://www.servethehome.com/intel-xeon-6-soc-for-the-edge-hello-granite-rapids-d/#comment-598016 Tue, 31 Dec 2024 16:41:48 +0000 https://www.servethehome.com/?p=79974#comment-598016 This chip also updates AMX with Complex operations, according to the October Architecture manual.

https://cdrdv2-public.intel.com/836496/architecture-instruction-set-extensions-programming-reference.pdf

]]> By: JayN https://www.servethehome.com/intel-xeon-6-soc-for-the-edge-hello-granite-rapids-d/#comment-584635 Mon, 26 Aug 2024 21:58:39 +0000 https://www.servethehome.com/?p=79974#comment-584635 Thanks. Best coverage I’ve seen.

]]> By: Kevin G https://www.servethehome.com/intel-xeon-6-soc-for-the-edge-hello-granite-rapids-d/#comment-584629 Mon, 26 Aug 2024 19:53:36 +0000 https://www.servethehome.com/?p=79974#comment-584629 The oddity is that Intel seemingly added QuickSync without putting in a full fledge GPU. Given that they’ve moved to a modular chiplet style packaging, adding a GPU die from say the consumer based products would be an ideal re-use of technology. For users who don’t want/need it, Intel saves money on silicon. However, this doesn’t seem to be the case.

Piggy backing on the chiplet idea, the edge market that this is targeted at would also benefit from on package FPGA options that wouldn’t leverage the normal PCIe lanes. Seems like a missed opportunity here.

Dual on chip 100 Gbit Ethernet is fast but many Xeon D appliances today still come with some sort of additional networking provide more ports. Here in this generation it’d have been nice to support quad 100 Gbit Ethernet with options to break that out into two 100 Gbit + eight 25/10 Gbit ports.

Lastly, what is the total number of PCIe lanes? Else where they indicated 32 PCIe 5.0 lanes total with 16 lanes being CXL 2.0 capable but here it reads as 64 total with 32 PCI 5.0 + 16 PCIe 4.0 + 16 CLX 2.0.

]]>